DesignCon 2011 Analysis of Noise to Jitter Transfer in Transceiver PDN and Channels
نویسندگان
چکیده
Jitter behavior has become increasingly critical design considerations for 12Gbps and 28Gbps transceiver devices featuring stringent specification compliance. In this paper, we present a comprehensive study of noise to jitter transfer mechanism, in which two dominant yet distinct jitter causes, power supply noise and signal crosstalk are investigated by phase noise method. The analysis reveals that buffer delay modulation and impulse sensitivity function are root transfer mechanism respectively with each manifesting itself uniquely in statistical nature of jitter calculation. Furthermore, design mitigation is proposed for transfer impedance optimization. At the end, hardware measurements are shown to well validate jitter reduction designs implemented in experimental device.
منابع مشابه
Analysis of DLL Jitter Affected by Power Supply Noise on Power Distribution Network
In this paper, we analyze a noise-to-jitter transfer function on DLL (Delay Locked Loop) considering power supply noise effects on PDN (Power Distribution Network). Noise-tojitter transfer function of DLL circuit can be estimated by using single-tone power supply noise analysis. Noise transfer function through the PDN can be obtained from transfer impedance of hierarchical PDN using TLM (Transm...
متن کاملDESIGNCON 2009 SSO Noise, Eye Margin, and Jitter Characterization for I/O Power Integrity
In this paper, we describe the Power Integrity design and characterization for a single ended I/O interface through noise, EYE margin, and jitter measurements. The frequency domain techniques are used for designing the I/O PDN. For PDN characterization, onchip PDN elements are extracted through the VNA measurements. The peak to peak voltage noise is measured on-chip at the driver. The Eye margi...
متن کاملPDN Design and FPGA Transceiver Performance
This document describes the advantages of modern switching voltage regulators in a power distribution network (PDN) design to achieve the best FPGA transceiver performance. This white paper provides guidance on voltage regulator selection for low-noise applications, and a test case that demonstrates the transceiver performance for different types of voltage regulators and voltage rail configura...
متن کاملDesignCon 2012 On-chip Jitter and system Power Integrity
On-chip Jitter induced by switching chip logic is often the reason why a device fails to achieve high operating frequency, or low bit error rate (BER). Therefore, research of on-chip Jitter is crucial for high speed design. In this paper, the method for measurement of on-chip Jitter is described. Using this method Jitter is studied in Frequency, Time, Spatial domains, and versus Decoupling. It ...
متن کاملDesignCon 2011 On-Chip Characterization of Signal and Power Integrity in 3-D Packaged Systems
Characterization of I/O channels, signal quality, and supply noise in 3-D packaged systems is very challenging due to the small footprint and complex 3-D interaction. This paper presents several enabling techniques to allow on-chip signal and power integrity characterization for the 3-D packaged systems. They provide comprehensive in-situ characterization capabilities for measuring overall link...
متن کامل